

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#2

Attorney Docket No.: Poly-22-1/APP

Applicants: Eiji OKI et al.

Serial No.: 09/911,044

Filing Date: July 23, 2001

Title: SCHEDULING THE DISPATCH OF CELLS IN NON-EMPTY

VIRTUAL OUTPUT QUEUES OF MULTISTAGE SWITCHES USING

A PIPELINED ARBITRATION SCHEME

Examiner: Not yet assigned

Group Art Unit: Not yet assigned

Assistant Commissioner for Patents Washington, D.C. 20231

S I R:

Information Disclosure Statement

The applicants respectfully request that the references listed on the attached PTO-FORM-1449 be considered in the examination of the above-identified application. A copy of each of these references is enclosed.

The applicants preserve the right to establish that any of the references listed on the attached PTO-FORM-1449 are not prior art to the above-captioned application.

Respectfully submitted,

Dated: August 17, 2001

John C. Pokotylo, Attorney

Reg. No. 36,242

Customer No. 26479

(732) 335-1222

STRAUB & POKOTYLO 1 Bethany Road Suite 83, Bldg. 6 Hazlet, New Jersey 07730

CERTIFICATE OF MAILING under 37 C.F.R. 1.8(a)

I hereby certify that this correspondence is being deposited on August 17, 2001 with the United States Postal Service as first class mail, with sufficient postage, in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Ì

-2-

Complete if Known

LIST OF REFERENCE APPLICANT
(use as many sheets as necessary)

Application Number:

09/911,044 July 23, 2001

Filing Date: July 23,
First Named Inventor: Eiji Oki
Craup Art Unit: Not yet

Not yet assigned

Group Art Unit: Examiner Name:

Not yet assigned

Sheet 1 of 1 Attorney Docket No.: Po

: Poly-22-1/APP

			T ²
Examiner	Cite	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (cost, and source serial, symposium, catalog, etc.), date, page(s), volume, issue number(s), publisher, country, where published, source serial, symposium, catalog, etc.), date, page(s), volume, issue number(s), publisher, country, where published, source	
nitials*	No. ¹	N. W. McKeown, "Scheduling Algorithms for Input-Queued Cell Switches," PhD Thesis,	
	AA.	40 ' (D 1-1-1-1 / 1005)	
	AB.		
	AB.	C. Y. Lee and A. Y. Oruç, "A Fast Paraflet Algorithm for Reducing of the Country	
	1		
	AC.	334 (March 1995). T. T. Lee and S-Y Liew, "Parallel Routing Algorithms in Benes-Clos Networks," Proc.	
	AC.		_
	AD	N. McKeeyen M. Izzard A. Mekkittikul, W. Ellersick and W. Holowitz, This Tolandaria	
	AD.		_
	I A E	Packet Switch Core, <u>IEEE Micro.</u> , pp. 20-35 (3ah 1 co. 255) T. Chaney, J. A. Fingerhut, M. Flucke, J. S. Turner, "Design of a Gigabit ATM Switch,"	
	AE.		_
	- A.F.	T C IV area and V D Kumar "I OW-L OSL SCALADIC SWITCHING BOTTON	
	AF.	F. M. Chiussi, J. G. Kneuer, and V. I. Kumar, Low Cook Land Chipset," <u>IEEE Commun.</u> for Broadband Networking: The ATLANTA Architecture and Chipset," <u>IEEE Commun.</u>	
			_
	1	I. Town on and N. Vamanaka "Architectural Choices in Large Scale ATM Switches,	
1	AG.	1 — am m	-
	ATT	1 I C Dowle "Controllized Contention Resolution Schemes for a	
	AH.	H. J. Chao and J-S Park, Centralized Contention Large-Capacity Optical ATM Switch," Proc. IEEE ATM Workshop '97, pp. 11-16	
			├
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	AI.	G. Nong, J. K. Muppala and M. Halldi, Allalysis of Hollote Changes, Vol. 7, No. 1, pp. 60-Multiple Input Queues," <u>IEEE/ACM Transactions on Networking</u> , Vol. 7, No. 1, pp. 60-	١
			╀
	AT	With CI ID Scheduling Algorithm for Input-Queued Switches,	
	AJ.	$\frac{1}{2}$ $\frac{1}$	╀
	ATZ	The same of C Demanurthy "KRUD-ROUNG-ROUNG Global Solitations"	
	AK.	A. Smiljanic, R. Fan and G. Ramantumy, Tetes and Electronic/Optical Terabit Switches," Global Telecommunications Conference –	١
			+
	- 		١
	AL.	N. McKeown, A. Mekkittikui, V. Analitharam, and J. Waltana, Vol. 47, No. Throughput in an Input-Queued Switch," <u>IEEE Trans. on Communications</u> , Vol. 47, No.	
1			+
		Okazaki and R. Kawano, A 10-00/8 (1.25 dois in	١
	AM	The state of the control of the cont	-
	ļ	1 '	4
 			
	AN	Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and	.
		Multi-Stage, 640-Gbit/s ATM Switching System Based on The Value of The	•
1			_
		A Target t Docket Switch I Sing Dual Roung-Rount, IEEE	
ļ	AC		_
		Communications Magazine, pp. 78-84 (Dec. 2000). G. Nong and M. Hamdi, "On the Provision of Quality-of-Service Guarantees for Input	

	70		Queued Switches; IEEE Commun. Mag., pp. 62-69 (Dec. 26-5).	
0	PEA		E. Oki, Z. Jing, R. Rojas-Cessa, J. Chao, "Concurrent Round-Robin Dispatching Scheme	
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		in a Clos-Network Switch," IEEE ICC 2001, pp. 106-112 (June 2001).	
AUG 1	A 🚊 1000 D		E. Oki, R. Rojas-Cessa and H. J. Chao, "PCRRD: A Pipeline-Based Concurrent	
	<i>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</i>	٠,	Round-Robin Dispatching Scheme for Clos-Network Switches," pp. 1-18.	
Ce mu	A Variation	S.	A. Smiljanić, "Flexible Bandwidth Allocation in Terabit Packet Switches," pp. 233-239.	

Examiner	Date
Signature	Considered

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. 2 Applicant is to place a check mark here if English language translation is attached.